UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/750,190	12/30/2003	Carlos J. Gonzalez	SNDK.334US0	9150
DAVIS WRIGHT TREMAINE LLP - SANDISK CORPORATION 505 MONTGOMERY STREET			EXAMINER	
			LI, ZHUO H	
SUITE 800 SAN FRANCISCO, CA 94111			ART UNIT	PAPER NUMBER
			2185	
			MAIL DATE	DELIVERY MODE
			12/08/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)			
	10/750,190	GONZALEZ ET AL.			
Office Action Summary	Examiner	Art Unit			
	ZHUO H. LI	2185			
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period w  - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim vill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	lely filed the mailing date of this communication. (35 U.S.C. § 133).			
Status					
Responsive to communication(s) filed on 11/13  2a) This action is <b>FINAL</b> . 2b) This  3) Since this application is in condition for allowar closed in accordance with the practice under E	action is non-final. nce except for formal matters, pro				
Disposition of Claims					
4) ☐ Claim(s) 10,11 and 14-16 is/are pending in the 4a) Of the above claim(s) is/are withdrav 5) ☐ Claim(s) 10 and 11 is/are allowed. 6) ☐ Claim(s) 14-16 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or	vn from consideration.				
<ul> <li>9) The specification is objected to by the Examiner.</li> <li>10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.  Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).</li> <li>11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.</li> </ul>					
Priority under 35 U.S.C. § 119					
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>					
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO/SB/08)  Paper No(s)/Mail Date	4)  Interview Summary Paper No(s)/Mail Da 5)  Notice of Informal P 6)  Other:	ite			

#### **DETAILED ACTION**

#### Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 11/13/2008 has been entered.

### Information Disclosure Statement

2. The information disclosure statement filed 11/13/2008 and the supplemental IDS filed 2/26/2008 have been considered.

#### Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out

Art Unit: 2185

the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

4. Claims 14-16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mukaida et al. (US Pub. 2003/0028704 hereinafter Mukaida) in view of Otake et al. (US 2004/0030825 hereinafter Otake).

Regarding claim 14, Mukaida discloses a flash memory system (1, figure 1) having a plurality of non-volatile memory cells (figure 2) arranged in blocks as a unit of erase, pages therein as a unit of data programming and reading and planes of plurality of blocks are independently accessible (figure 4 and page 6, [0105] to [0108]), a method of operation of the memory system comprising logically forming metablocks, i.e., virtual block, that individually include a block from a plurality of the planes (2-0 through 2-3, figure 6, page 7 [0116] to [0120]), sequentially receiving write commands with a number of sectors of data to be written into a single page, i.e., sequentially read the content from the queue including number of units of data and logical addresses of the individual units of data during data write operation (page 9) [0164] and page 17 [0281]-[0286]), writing all the received data in parallel into individual pages of individual blocks of only one of the sub-arrays in response to receiving the write commands with a number of one or more sectors for only a single page of data (figure 22, page 17 [0289] to [0297] and pages 20-20, [0345] to [0346], i.e., data extending over a plurality of page can be flash programmed simultaneously), and maintaining indications in the non-volatile memory cells that are associated with the written sectors of data as to whether the individual sectors have been

Art Unit: 2185

written in logical sequence with other sectors in a single block (page 16, [0275] to [0278]). Mukaida differs from the claimed invention in not specifically teaching the step of writing all the received data in parallel into pages within a plurality of blocks of at least one of the metablocks in a plurality of the sub-arrays in response to receiving the writing commands with a number of sectors of data for a plurality of pages and maintaining indication that are associated with the written sectors of data as to whether the individual sectors have been written in logical sequence with other sectors of data received with the same write command as the individual sector in a plurality of blocks of a metablock. However, Otake teaches a storing device control method for writing the received data in parallel into pages within a plurality of blocks of the at least one of the metablocks in a plurality of the sub-arrays (pages 2-3, [0036] to [0051] i.e., data for zm blocks are written on m pieces of flash memories in parallel depending upon the size of data received with individual host command) and maintaining indication that are associated with the written sectors of data as to whether the individual sectors have been written in logical sequence with other sectors in a plurality of blocks of a metablock (page 4, [0059] to [0064]). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify Mukaida in having the step of writing the received data in parallel into pages within a plurality of blocks of the at least one of the metablocks in a plurality of the sub-arrays and maintaining indication that are associated with the written sectors of data as to whether the individual sectors have been written in logical sequence with other sectors in a plurality of blocks of a metablock, as per teaching of Otake, because it improves the performance of writing in flash memories by decreasing evacuation in rewriting.

Application/Control Number: 10/750,190 Page 5

Art Unit: 2185

Regarding claim 15, Mukaida teaches a table is stored within the non-volatile memory cells and the sectors of data for a single page of data include data of the table (figure 25 and [age 18, [0308] to [0310]).

Regarding claim 16, Mukaida teaches to store the indications with their respective sectors of data as part of header thereto ([0308]).

# Allowable Subject Matter

- 5. Claims 10-11 are allowed.
- 6. The following is a statement of reasons for the indication of allowable subject matter:

As a further reviewed applicant's argument filed 11/13/2008 and a updated search, it appears that the prior art fails to specifically teach or suggest the steps of "determining from the write commands whether (1) a given one or more units of data having consecutive logical addresses are being received or (2) more than said given number of one or more units of data having consecutive logical addresses are being received, and writing all the data received with individual write commands by (1) in response to determining that the given one or more units of data having consecutive logical addresses are being received, writing the given one or more units of data into at least one page pages within at least one of the blocks of only one of the planes, and (2) in response to determining that more than said given number of one or more units of data having consecutive logical addresses are being received, writing the more than said given number of units of data in parallel into pages within two or more blocks of one of the metablocks

Application/Control Number: 10/750,190 Page 6

Art Unit: 2185

in two or more planes" in combination of the remaining as recited in claim 10. Thus, claims 10-11 are allowed.

## Response to Arguments

7. Applicant's arguments filed 11/13/2008 have been fully considered but they are not persuasive.

In response to applicant's argument that Mukaida fails to teach the limitation of "in response to receiving the write commands with a number of one or more sectors of data for only a single page of data, writing all the received data in parallel into individual pages of individual blocks of only one of the sub-arrays" as recited in claim 14, it is noted that Mukaida clearly teaches the step of writing all received data in parallel into individual blocks of only one of the sub-arrays ([0297] and [0344]-[0345], i.e., writing data in parallel into individual blocks #60, #6349 and #1986 of only one of the sub-arrays 32-3 in response to receiving the write commands with a number of one or more sectors of data for only a single page of data). Thus, the combination of Mukaida and Otake teaches the claimed limitations.

In response to applicant's argument that claim 14 recites the operation of memory system according to either of two specific techniques, it is noted that the claimed language merely recites "maintaining indications in the non-volatile memory cells that are associated with the written sectors of data as to whether the individual sectors have been written in logical sequence with other sectors of data received with the same write command as the individual sector in either (1) a single block or (2) a plurality of blocks of a metablock". Thus, one skill in the art would interpret the memory operation that meet either of the first or second condition due to

Art Unit: 2185

exclusive or being used in the claimed language. For the foregoing reasons, claims 14-16 are still

rejected by Mukaida and Otake.

Conclusion

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to ZHUO H. LI whose telephone number is (571)272-4183. The

examiner can normally be reached on Mon - Fri 6:00am - 2:30pm...

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Sanjiv Shah can be reached on 571-272-4098. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would

like assistance from a USPTO Customer Service Representative or access to the automated

information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Tuan V. Thai/ Primary Examiner

Primary Examiner

Art Unit 2185

Zhuo H Li Examiner Art Unit 2185

/Z. H. L./

Examiner, Art Unit 2185

Application/Control Number: 10/750,190

Art Unit: 2185

Page 8